
Virtuoso® Layout Suite L Editing: project_IC_design microprocessor_pad_top layout@vlsi.iitgn.ac.in
Launch File Edit View Create Verify Connectivity Options Tools Window Calibre TowerJazz Help
cādence
Classic
(F)Select:0 Sel(N):0 Sel(I):0 Sel(O):0 X -799.270 Y 1348.020 dX dY Dist: Cmd:
Palette
Layers
All Layers
Valid Used Routing
WN drawing
Objects
Instances
Pins
Vias
Objects Grids
mouse L: mouseSingleSelectPt()
M: hiZoomAbsoluteScale(hiGetCurrentWindow() 0.9)
R: _lxHiMousePopUp()


Classic
(F)Select:1 Sel(N):0 Sel(I):0 Sel(O):1 X -496.010 Y 688.865 dX dY Dist: Cmd:
Palette
Layers
All Layers
Valid Used Routing
WN drawing
Objects
Instances
Pins
Vias
Objects Grids
pfrelr
pc3o05
pc3d01
pv0a
pvda
pv0i
pvdi
Select: Rect Layer(M1 drw) Width(1190.0000) Height(1.4800)

Calibre Interactive - nmDRC v2022.2_15.10 : /opt/tools/Cadence/Cadence_lib/scl_pdk_v3/SCLPDK_V3.0_KIT/...ns/sclpdk_v3/HOTCODE/techs/generic/calibre/calibre_gui_drc *

File Settings Configurations Help

Custom
Rules
Inputs
Outputs
Run Control
Search
Transcript

Stop DRC

Show RVE

```
15557 CPU TIME = 0  REAL TIME = 0  LVHEAP = 26/52/52  OPS COMPLETE = 1756 OF 2391  ELAPSED TIME = 191
15558
15559 Layer BUTTED_DIFF DELETED -- LVHEAP = 26/52/52
15560
15561 Layer ESD.V::<1> DELETED -- LVHEAP = 26/52/52
15562
15563 DRC RuleCheck ESD.V COMPLETED. Number of Results = 0 (0)
15564
15565 ESD.N::TMP<801> = ESD_DRN_N INTERACT esd_gate < 2
15566 ----------------------------------------------
15567 ESD.N::TMP<801> (HIER TYP=1 CFG=1 HGC=0 FGC=0 HEC=0 FEC=0 IGC=0 VHC=F VPC=F)
15568 CPU TIME = 0  REAL TIME = 0  LVHEAP = 26/52/52  OPS COMPLETE = 1757 OF 2391  ELAPSED TIME = 191
15569
15570 Layer ESD_DRN_N DELETED -- LVHEAP = 26/52/52
15571
15572 ESD.N::TMP<797> = AA INTERACT esd_gate > 1
15573 ----------------------------------------------
15574 ESD.N::TMP<797> (HIER TYP=1 CFG=1 HGC=10 FGC=1338 HEC=40 FEC=5352 IGC=72 VHC=F VPC=F)
15575 CPU TIME = 0  REAL TIME = 0  LVHEAP = 26/52/52  OPS COMPLETE = 1758 OF 2391  ELAPSED TIME = 191
15576
15577 ESD.N::n_butt = EXT NSDG WP < 0.05 REGION CONNECTED INSIDE ALSO
15578 ----------------------------------------------------------------
```

0 Errors, 45 Warnings, 1 Info

Filter

Line	Type	Description
80	Warning	Please enable "throughput-performance" profile for best performance
81	Warning	Please increase max process limit (4096) to system limit (2063238)
82	Warning	Please increase descriptors limit for best performance (1024)
85	Info	// CPU Info: Cores = 40, SMT enabled with 40 additional virtual processors
3643	Warning	Short circuit. Label clk_pad at location (312.5,75.615) used. Label CLKOUT_pad at location (75.615,1642.5) ignored.

73%

Calibre - RVE v2022.2_15.10 : microprocessor_pad_top.drc.results

File View Highlight Tools Window Setup Help

Search

Filter: Show All

microprocessor_pad_top, 2121 Results (in 12 of 13 Checks)

Check / Cell	Results	Flat
Check 11B	8	8
Check 11B1	12	12
Check 13B	14	14
Check 13B1	33	33
Check 18C1	1000	21192
Check 18C3	1000	36576
Check 19B	14	14
Check 19B1	30	30
Check 3R_LT15	2	2
Check 3R_LT20	3	3
Check 3R_LT30	4	4
Check 6W	1	1
Check DENSITY_PRINT_FILES	0	0

1 2 3 4 5 6 7 8

```
Rule File Pathname: _DRC.header_
11B: M2 to M2 spacing (Both metals width <=10),min 0.28 ( 11B ).
```

Calibre Run Completed Successfully -- Results are Valid